Synopsys announces Verification IP test suite for high-res displays

Synopsys announces Verification IP test suite for high-res displays

Synopsys has introduced the Verification IP (VIP) and source code test suite for DisplayPort 1.4, which features DSC 1.2 and eDP 1.4a/b.

Synopsys has announced its Verification IP (VIP) and source code test suite for DisplayPort 1.4, featuring DSC 1.2 and for eDP 1.4a/b. The VC VIP, according to the company, allows design teams flexibility to create displays with ease of use and integration.

The VC VIP for DisplayPort 1.4 provides support for high display resolutions. It also features display stream compression (DSC) for lossless low-latency algorithms, increased resolution and colour depths, and reduced power consumption.

Synopsys VIP utilises the SystemVerilog, a UVM-based architecture, to design displays. It comes integrated with the Verdi Protocol Analyzer debug solution and includes debug ports. The VC VIP also features error injection capabilities, built-in-protocol checks, coverage, and verification plans.

SHARE
Previous articleBMW to showcase pioneering human-machine interface idea at CES 2017
Next articleSupporting Deterministic Traffic with Next Generation Ethernet
ELE Times provides a comprehensive global coverage of Electronics, Technology and the Market. In addition to providing in depth articles, ELE Times attracts the industry’s largest, qualified and highly engaged audiences, who appreciate our timely, relevant content and popular formats. ELE Times helps you build awareness, drive traffic, communicate your offerings to right audience, generate leads and sell your products better.

LEAVE A REPLY

FORGOT PASSWORD ?
Lost your password? Please enter your username or email address. You will receive a link to create a new password via email.
We do not share your personal details with anyone.
Copyright © 2010 - 2019 New Delhi Print Media Pvt Ltd. All Rights Reserved.